Words of wisdom

Elaboration – Involves flattening the hierarchical description of the design to produce a netlist of processes. Signals and variables are initialized. The resulting model is ready to be simulated. Synopsys/Scirocco uses 'scs' and Xilinx/Modelsim uses 'vcom' for elaboration.

0/Post a Comment/Comments

Your comments will be moderated before it can appear here.

Previous Post Next Post
ads1
Ads2