Words of wisdom
Analysis – Synonymous with compiling VHDL programs. Analyzer performs the customary syntactical checks, code generation, compilation and places the resulting model in the default design library WORK. Synopsys/Scirocco uses 'vhdlan' for analysis and Xilinx/Modelsim uses 'vcom'
Post a Comment
Your comments will be moderated before it can appear here.