RTL synthesis and other backend Interview Questions (with answers)

Q1: How would you speed up an ASIC design project by parallel computing?  Which design stages can be distributed for pa…