Clock driver input alignment
Written by
Thursday, May 20, 2010
0
Modern clock networks include several drivers in which delays are affected by the timing of their input signal transitions. How do you find out the input alignment of clock network drivers which leads to worst case driver gate delays?
Your comments will be moderated before it can appear here. Win prizes for being an engaged reader.