Transistor level technology remapping
Written by
Thursday, May 20, 2010
0
This is a process of combining several cells to form new library cells, and to optimize a transistor level netlist. This can be done algorithmically (e.g. pattern matching) or in an ad-hoc fashion. You can verify your area saving, timing improvement and power consumption reduction after this step.
Your comments will be moderated before it can appear here. Win prizes for being an engaged reader.