Technology Mapping
Transistor level technology remapping
This is a process of combining several cells to form new library cells, and to optimize a transistor level netlist. Thi…
This is a process of combining several cells to form new library cells, and to optimize a transistor level netlist. Thi…