Advanced VLSI Interview Question: Fractional Divider

"You need to design a fractional clock divider in RTL that divides a 1 GHz reference clock down to exactly 622.08…