Retention mechanisms in power gated designs

How can we retain state of some of the registers in the design? How to deal with memory state? Let me try to explain…