Synthesis
Synthesis
Logic synthesis is a process by which an abstract form of desired circuit behavior, typically register transfer level (…
Showing posts from October, 2006
Verilog Tutorial
Comprehensive Verilog Tutorials - Introduction
The history of the Verilog HDL goes back to the 1980s, when Gateway Design Automation developed Verilog-XL logic simula…
Verilog Tutorial
Comprehensive Verilog Tutorials - Welcome
This is an Introductory & Comprehensive Verilog Course, which covers.. Modeling Designs for Digital Simulation. Mod…
Sponsors
Sponsors
Be a sponsor & Support this Blog Some of our Proud Sponsors: VLSIChipDesign Checkout how much a Text-Link is worth …
Updates
Invitation to be a contributor on this blog!
We are happy to invite you as a contributor to this blog in digital electronics. Of course, you can choose to be anonym…
Updates
Added Features!
After much awaited delay due to developments on the blogger in beta, i m happy to announce that i have successfully con…
GLS
Gate level simulation - Introduction
Gate level simulation (GLS) is a technique for verifying the functionality and timing of a digital circuit after it has…
Low Power
RTL considerations and Functional verification of low power designs
This article is about RTL in a Multi-Voltage environment and it's implication on verification. In the earlier …
Low Power
Todays Low Power Techniques
Lets take a look at the various low power techniques in use today. I would classify them into 2 categories Structu…
Low Power
Design Elements of Low Power Design
Special cells are required for implementing a Multi-Voltage design. Level Shifter Isolation Cell Enable Level Shifter…