Displaying posts in the categoryLearning
Learning
A Network-on-Chip (NoC) IP is a type of intellectual property (IP) that is used in System-on-Chip (SoC) designs to facilitate communication between the different components of the SoC. In other words, it is a communication architecture that allows multiple intellectual property (IP) cores within a system-on-chip (SoC) to communicate with each other over a network. NoC provides a scalable and efficient communication mechanism that enables various…
by
Murugavel Ganesan
February 18, 2023
Transport Delay
In Verilog and VHDL, there are three types of delays that are commonly used in digital logic simulation: delta delay, transport delay, and inertial delay. Here are the differences between the three types of delays along with code examples in both Verilog and VHDL: Delta Delay: Delta delay is a zero-delay delay model that is used to model events that occur in the current simulation time. Delta delay is also referred to as zero-time delay or si…
by
The Editor's Desk
December 21, 2008
Learning
In digital logic design, there are different types of delay modeling. Some of the commonly used delay modeling techniques are: Inertial Delay Model: Inertial delay is a delay model that takes into account the input signal behavior for a certain amount of time before it changes the output. The output signal is not changed until the input signal remains stable for a certain period. It is also known as event delay or realistic delay. Transport Dela…
by
The Editor's Desk
March 27, 2007
Learning
In digital logic design, one of the ways to represent negative numbers is by using signed number representation. One of the commonly used signed number representation methods is 2's complement, while the other is 1's complement. Here are the differences between the two: 1's Complement: In 1's complement, negative numbers are represented by taking the bitwise complement of the corresponding positive number. For example, to repres…
by
The Editor's Desk
December 07, 2005
RTL
A latch and a flip-flop are two basic building blocks in digital electronics used to store binary data. The main difference between them is that a latch is level-sensitive and continuously updates its output based on the input, while a flip-flop is edge-sensitive and only updates its output on a clock edge. The table below shows the principal comparisions to help understand better and then we diev into a few examples. Flip-Flop…
by
The Editor's Desk
December 18, 2004
