Interview Questions - A startup in California

1. A communication device receives a clock up to X MHz. Write a verilog code snippet to verify that the clock meets this timing requirement. (Hint: Use fork and join constructs)

2. Comment briefly on the following:
a) 100% functional coverage ensures that the design can have no bugs.
b) 100% code coverage guarantees that the test bench is very well written.

0/Post a Comment/Comments

Your comments will be moderated before it can appear here.

Previous Post Next Post