Showing posts with the label Interview Questions

Functional Verification Interview Question

Workplace FSM design challenge

Interview Question on Power Analysis

Clock network design

Clock skew variation estimation

Impact of dummy fill on timing

The effect of whitespace and aspect ratio on wirelength and timing

Investigation on timing analysis inaccuracies

Distributions in statistical timing

Effect of WLM and target frequency on performance

Dynamic power supply

Clock tree theory

Statistical clock tree design

Randomized algorithm/approximation scheme for statistical timing analysis

Clock driver input alignment

Re-timing tackles long combinational logic paths

Backend physical design Interview Questions

RTL synthesis and other backend Interview Questions (with answers)

Ways to improve your Interview Skills

Win great prizes by answering the Interview Questions**

Load More Posts That is All