The Digital Electronics Blog
A popular Technology blog on Semiconductors, Electronics, Research, Careers, Innovation and Inspiration.
Interview Questions
Zero delay simulation , Why and When

Zero delay simulation , Why and When

Zero-delay simulation is a technique that is widely used in digital design verification, especially for gate-level netl…

Unit delay simulation, Why and When

Unit delay simulation, Why and When

Unit delay simulation is a technique for modeling the behavior of digital circuits in a discrete time domain. It is bas…

Functional Verification Interview Question

One day at the lunch table in the cafeteria, your manager says that she recently learned that X-SIM, the VHDL simulato…

VHDL Online resources

VHDL Online resources

VHDL Books There are dozens of great books talking about VHDL modeling, simulation and synthesis.  Here are some of the…

#buttons=(Ok, Go it!) #days=(20)

Our website uses cookies to enhance your experience. Learn more
Ok, Go it!