This is a process of combining several cells to form new library cells, and to optimize a transistor level netlist. This can be done algorithmically (e.g. pattern matching) or in an ad-hoc fashion. You can verify your area saving, timing improvement and power consumption reduction after this step.
Transistor level technology remapping
by
May 20, 20100 minute read
0
Your comments will be moderated before it appears here.