New
We are now blog.digitalelectronics.co.in
We have a new look and feel to the articles that you loved most :-) Your favorite blog, digitalelectronics.blogspot.…
Design
WebCasts
Best known modelling practices for gigabit serial design - Live Webcast
This presentation will go over some of the common issues encountered when setting up performing circuit simulation of h…
VLSI
VSIDE - VSDSP Integrated Development Environment
VLSI Solution has announced VSIDE - the Integrated Development Environment for VSDSP Processor Family. VSIDE is an inte…
White Papers
Driving Flexibility into Automotive Electronics Design
With the dramatic increase in development costs for state-of-the-art process technologies, such as next-generation aut…
TechOnline
Data Management for Hardware Design Teams
Hardware design data and design flows present unique requirements that are not met by software configuration management…
Design
Basic aspects of a typical digital design flow...
Requirements Description of what the customer wants Algorithm Functional description of computation. Probably not synth…
Digital
A nice site for basics on Digital Logic Design
http://www.allaboutcircuits.com/ , Look up Volume IV - Digital Summary of topics covered... Chapter 1: NUMERATION SYS…
PLL
Phase locked loop (PLL)
PLL stands for 'Phase-Locked Loop' and is basically a closed loop frequency control system, whose functioning …
Nor
NAND or NOR design
NAND is a better gate for design than NOR because at the transistor level the mobility of electrons is normally three t…
FPGA
FPGA & ASIC based design
The main diferrence between ASIC and FPGA based design is in the Back-end. In FPGAs there is not much activities in bac…
FPGA
Coarse and Fine grained architectures
Coarse-grained architectures consist of fairly large logic blocks, often containing two or more look-up tables and two …
RTL
Latch Vs Flip Flop
A latch and a flip-flop are two basic building blocks in digital electronics used to store binary data. The main differ…
RTL
Glitches, Hazards and Lizards
A glitch is a momentary error condition on the output of a circuit due to unequal path delays in a circuit. It is seen …
Synthesis
Low power design
Primarily design for low power depends on the characteristics design being accomplished. If it is a multi-million gate …
RTL
Glue Logic
glue logic is the circuitry needed to achieve compatible interfaces between two (or more) different off-the-shelf integ…
Verification
Application Specific Integrated Circuit ( ASIC )
An application-specific integrated circuit or ASIC comprises an integrated circuit (IC) with functionality customized f…