The Economics of Test, Part - II
The table depicted shows test cost broken down into four categories some of which are one-time, non recurring costs whe…
The table depicted shows test cost broken down into four categories some of which are one-time, non recurring costs whe…
What are the factors that influence the cost of test? Quality and test costs are related, but they are not inverse of o…
http://www.tclforeda.org/ The TCL for EDA project is an open-source repository of TCL/TK tools, applications, scripts a…
In Verilog and VHDL, there are three types of delays that are commonly used in digital logic simulation: delta delay,…
New design starts continue to grow in gate count, and the amount of CPU time required to simulate these designs tends t…
A latch or flip-flop does not always respond to activity on its inputs. If an enable or clock is inactive, changes at t…
Some of the tools used for design verification of ICs have their roots in software testing. Tools for software testing …
When performing verification, the target device can be viewed as a white box or a black box. During whitebox testing, d…
Design verification, must show that the design, expressed at the RTL or structural level, implements the operations des…
How do you minimize clock skew/ balance clock tree? Given 11 minterms and asked to derive the logic function. Given C…
How do you optimize power at various stages in the physical design flow? Power optimization is an important aspect of p…
What is setup/hold? What are setup and hold time impacts on timing? How will you fix setup and hold violations? Explai…
RTL Design In work Design Verification In work Physical Design In building the timing constraints, do you need to const…
How are timing constraints developed? Explain timing closure flow/methodology/issues/fixes. Explain SDF (Standard Del…
What were the challenges you faced in physical design, PAR (place and route), FV (Formal Verification)? What was the a…
Search in this blog for all the available articles and resources! ------------------------------- PROMOTION --------…
[Via Coaching Excellence in IC Design Teams] This is bitterly true. Intel is one example of why it is #1.
[Via Deepchip ] I feel even that baiting a big name CEO from EDA background, from the list will not help. This is more …
This is an intermediate step during Gate level simulation! Unit delay simulation operates on the assumption that all th…
Functional simulation : Simulation of a design description. This is also called spec simulation or concept simulation. …
To get your Blog listed in our Google Custom Search Engine please send us an e-mail with your Blog details to onenanome…
Don't be too committed in your profession where you reach a point where it might boomerang, leaving you depressed, …
If you want to get in touch with your loved one in Mumbai... follow this link http://mumbaiterrorhelpline.blogspot.com/…
Hello Readers, Due to the recent spate of Layoffs , a high amount of panic and interview preparation frenzy has seeped…
The best part about this survey is that you get to see what users are looking for, whats bothering them that they would…