Verification

Dealing with clock jitter in DDR2/DDR3 based designs

For the past couple of days i have been part of a design that interfaces a DDR/DDR2 memory. But lately after a recent pll model integration ...