Key Features:
* Minimizes re-spin risk by providing complete verification coverage
* Reduces verification time significantly by verifying multi-million gate designs by orders of magnitude faster than traditional gate-level simulation
* Independent verification technology decreases the risk of missing critical bugs
* Faster, more accurate bug detection and correction throughout the entire design flow
* Provides capacity to handle designs of tens of millions of gates
* Eliminates functional clock domain crossing problems before simulation
* Easy to learn and easy to use
* Structural checks perform bus checks for data conflicts, set-reset exclusivity checks, and multi-port latch contention checks
* Clock domain checks perform synchronization validation and data stability checks
* Full cross-highlighting between debug, schematic, and RTL source code windows
Your comments will be moderated before it appears here.